Mcqs Clouds
mcqs.teswesm.com

In synthesis flow, the flattening process generates a flat signal representation of _____levels.

A. AND
B. OR
C. NOT
D. EX-OR

A. A & B

B. C & D

C. A & C

D. B & D

Related Questions on VLSI Design & Technology Test Questions