Mcqs Clouds

In SM chart for UART transmitter, which state/s indicate/s the waiting of sequential machine for the rising edge of bit clock and the consequent clearing of low order bit of TSR in order to transmit logic '0' for one bit time?

A. IDLE State

B. Sync State

C. Transmit_Data_State

D. All of the above

Related Questions on VLSI Design & Technology Test Questions