Mcqs Clouds
mcqs.teswesm.com

In logic synthesis, ________ is an EDIF that gives the description of logic cells & their interconnections.

A. Netlist

B. Checklist

C. Shitlist

D. Dualist

Related Questions on VLSI Design & Technology Test Questions