Mcqs Clouds
mcqs.teswesm.com

If a port is declared as buffer, then which problem is generated in hierarchical design due to mapping with port of buffer mode of other entities only?

A. Structural Modeling

B. Functional Modeling

C. Behavioral Modeling

D. Data Flow Modeling

Related Questions on VLSI Design & Technology Test Questions